Microarchitecture-level power management

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Microarchitecture-level power management

In this paper, we present a strategy for run-time profiling to optimize the configuration of a superscalar microprocessor dynamically so as to save power with minimum-performance penalty. The configuration of the processor is changed according to the parallelism and power profile of the running application. To identify the optimal configuration, additional hardware with minimal overhead is used...

متن کامل

Comparing System - Level Power Management Policies System - Level Power Management 10 System - level power management is a trade - off

lenge to system designers. Portable systems, such as laptop computers and personal digital assistants (PDAs), draw power from batteries, so reducing power consumption extends their operating times. For desktop computers or servers, high power consumption raises temperature and deteriorates performance and reliability. Soaring energy prices early last year and rising concern about the environmen...

متن کامل

System-level Dynamic Power Management

We introduce the design methodology known as dynamic power management (DPM), targtting the maximization of power efficiency under performance constroints for electronic s,stemt. We first describe the basic motivations for implementing DPM, then we surve'l several power management ,chemes. Finally, we provide guidelines to assessing the potential impact of a DPM scheme for a given target system.

متن کامل

Microarchitecture Level Interconnect Modeling Considering Layout Optimization

— In this paper, we study microarchitecture-level interconnect modeling for power and performance. Considering structural interconnects, layer assignment, and concurrent repeater and Flip-Flop (FF) insertion, we develop cycle-accurate microarchitecture-level power and throughput simulation and obtain an accurate modeling of interconnects at the early design stage. Experiment show that the simul...

متن کامل

New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors

The PowerTimer toolset has been developed for use in earlystage, microarchitecture-level power–performance analysis of microprocessors. The key component of the toolset is a parameterized set of energy functions that can be used in conjunction with any given cycle-accurate microarchitectural simulator. The energy functions model the power consumption of primitive and hierarchically composed bui...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

سال: 2002

ISSN: 1063-8210,1557-9999

DOI: 10.1109/tvlsi.2002.1043326